at91-sama5d27_som1.dtsi 3.12 KB
Newer Older
1
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
2
/*
3
4
5
6
7
 * at91-sama5d27_som1.dtsi - Device Tree file for SAMA5D27 SoM1 board
 *
 *  Copyright (c) 2017, Microchip Technology Inc.
 *                2017 Cristian Birsan <cristian.birsan@microchip.com>
 *                2017 Claudiu Beznea <claudiu.beznea@microchip.com>
8
 */
9
10
#include "sama5d2.dtsi"
#include "sama5d2-pinfunc.h"
11

12
13
14
/ {
	model = "Atmel SAMA5D27 SoM1";
	compatible = "atmel,sama5d27-som1", "atmel,sama5d27", "atmel,sama5d2", "atmel,sama5";
15

16
17
18
19
	aliases {
		i2c0	= &i2c0;
	};

20
21
22
23
	clocks {
		slow_xtal {
			clock-frequency = <32768>;
		};
24

25
26
27
28
		main_xtal {
			clock-frequency = <24000000>;
		};
	};
29

30
	ahb {
31
32
33
34
		sdmmc0: sdio-host@a0000000 {
			microchip,sdcal-inverted;
		};

35
		apb {
36
37
38
39
40
			qspi1: spi@f0024000 {
				pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_qspi1_default>;

				flash@0 {
41
42
					#address-cells = <1>;
					#size-cells = <1>;
43
44
45
46
47
48
					compatible = "jedec,spi-nor";
					reg = <0>;
					spi-max-frequency = <80000000>;
					spi-tx-bus-width = <4>;
					spi-rx-bus-width = <4>;
					m25p,fast-read;
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78

					at91bootstrap@00000000 {
						label = "at91bootstrap";
						reg = <0x00000000 0x00040000>;
					};

					bootloader@00040000 {
						label = "bootloader";
						reg = <0x00040000 0x000c0000>;
					};

					bootloaderenvred@00100000 {
						label = "bootloader env redundant";
						reg = <0x00100000 0x00040000>;
					};

					bootloaderenv@00140000 {
						label = "bootloader env";
						reg = <0x00140000 0x00040000>;
					};

					dtb@00180000 {
						label = "device tree";
						reg = <0x00180000 0x00080000>;
					};

					kernel@00200000 {
						label = "kernel";
						reg = <0x00200000 0x00600000>;
					};
79
80
81
				};
			};

82
83
84
85
			macb0: ethernet@f8008000 {
				pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_macb0_default>;
				phy-mode = "rmii";
86

87
88
				ethernet-phy@7 {
					reg = <0x7>;
89
90
91
92
93
94
					interrupt-parent = <&pioA>;
					interrupts = <PIN_PD31 IRQ_TYPE_LEVEL_LOW>;
					pinctrl-names = "default";
					pinctrl-0 = <&pinctrl_macb0_phy_irq>;
				};
			};
95

96
97
98
99
100
101
102
103
104
105
106
107
108
			i2c0: i2c@f8028000 {
				dmas = <0>, <0>;
				pinctrl-names = "default";
				pinctrl-0 = <&pinctrl_i2c0_default>;
				status = "okay";

				at24@50 {
					compatible = "24c02";
					reg = <0x50>;
					pagesize = <8>;
				};
			};

109
			pinctrl@fc038000 {
110
111
112
113
114
				pinctrl_i2c0_default: i2c0_default {
					pinmux = <PIN_PD21__TWD0>,
						 <PIN_PD22__TWCK0>;
					bias-disable;
				};
115

116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
				pinctrl_qspi1_default: qspi1_default {
					sck_cs {
						pinmux = <PIN_PB5__QSPI1_SCK>,
							 <PIN_PB6__QSPI1_CS>;
						bias-disable;
					};

					data {
						pinmux = <PIN_PB7__QSPI1_IO0>,
							 <PIN_PB8__QSPI1_IO1>,
							 <PIN_PB9__QSPI1_IO2>,
							 <PIN_PB10__QSPI1_IO3>;
						bias-pull-up;
					};
				};

132
133
134
135
136
137
138
139
140
141
142
143
144
				pinctrl_macb0_default: macb0_default {
					pinmux = <PIN_PD9__GTXCK>,
						 <PIN_PD10__GTXEN>,
						 <PIN_PD11__GRXDV>,
						 <PIN_PD12__GRXER>,
						 <PIN_PD13__GRX0>,
						 <PIN_PD14__GRX1>,
						 <PIN_PD15__GTX0>,
						 <PIN_PD16__GTX1>,
						 <PIN_PD17__GMDC>,
						 <PIN_PD18__GMDIO>;
					bias-disable;
				};
145

146
147
148
149
				pinctrl_macb0_phy_irq: macb0_phy_irq {
					pinmux = <PIN_PD31__GPIO>;
					bias-disable;
				};
150
151
152
			};
		};
	};
153
};